Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHard memory controller IP for Cyclone V
Hello, Could you please point to how to access Hard memory controller (external DDR3) in Cyclone V from FPGA custom logic? Which is the IP core that allows to create generate IP core instance, ...
Altera_ForumHonored Contributor
Honored ContributorHi,
DDR3 SDRAM Controller with UniPHY is what you need. It uses Avalon MM interface for user acces. I have used it with Lite edition.
