Altera_ForumHonored Contributor8 years agoHard IP for PCIe gen 3 simulation on Arria 10 I've successfully run simulations of a gen 1 interface, but I am having real troubles doing a gen 3 sim. I'm using the Avalon streaming core for an endpoint application. I've created a testbench sy...Show More
Altera_ForumHonored Contributor8 years agoI used the Altera PCIe BFM along with there function calls, slow but works fine
Recent DiscussionsF-Tile xcvr placement on DK-DEV-AGF023FAtennm_mac in m18x18_sumof2 mode on Agilex 7 - spurious systolic register inserted in Quartus 25.3Regarding MIPI CSI 2 TXConnecting Intel Agilex FPGA to DE1-SoC via HubCyclone-V SCFIFO with M10K/MLAB memory - adding ECC