Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

false-start recovery for UART core

Hello Everyone! I have a system with cyclone V FPGA running NIOS II. The FPGA controls power up/down (using relay) of a computing node that is also connected to NIOS processor using UART ...