Altera_ForumHonored Contributor17 years agoFailed to transfer to modelsim In the .mdl file,when I used the Testbench model to run modelsim, errers were found in modelsim: # Reading D:/altera/71/modelsim_ae/tcl/vsim/pref.tcl # source tb_mymodel.tcl # Loading ...Show More
Altera_ForumHonored Contributor17 years agoAre you using the same version number for QuartusII and Modelsim?
Recent DiscussionsInterface LVDS to Gigabit transceiversCORDIC ATan2 Failed to GenerateWhere is High Speed Transceiver Demo Design in FPGA Wiki ?Technical Inquiry regarding DPCU Block for CPRI IP Single-Trip Delay CalibrationI want to use a lot of 10GBase-R PHY on an Agilex 5 E