Exported MSI conduit on A10 PCIe AVMM IP is non-functional

The A10 PCIe IP core allows you to export msi interrupt signals, msi_interface[81:0] and msi_control[15:0]. These signals are described in UG-01145_AVMM document and are required if you are going to ...

GStre
5 years ago
KhaiY,

I'm sorry, due to ITAR, IP and other matters, this design cannot be shared. Although it's easy enough to put together your own simple design. The fact is, the MSI conduit interface simulates properly in version 18.1, it's the actual hardware that don't work. Another interesting fact is that in earlier versions of Quartus the MSI conduit simulation did not work, which back then, when you could, I pulled a Altera ticket. So I'm not surprised to see the hardware non-functional.

Forum Discussion

Exported MSI conduit on A10 PCIe AVMM IP is non-functional

Recent Discussions

Cyclone IV GX PCIe Hard IP behaves differently on Intel Core I7 vs Xeon root complexes

mipi csi2 tx, upper limit of video width

LVDS Output of FPGA

avalon MM generator read issue

QPP 26.1 fails to generate PLL IP