Altera_ForumHonored Contributor18 years agoexample avalon slave code in VHDL I'm new to Altera and I need to create a component with avalon memory mapped slave interface. I really would like to see an example in VHDL code. I only can find examples in verilog code. Tha...Show More
Altera_ForumHonored Contributor15 years agoThank you both, I had this exact same question. Good answer.
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?