Ethernet IP core

Hi, Dose anybody knows if it possible to implement Ethernet communication (10/100 MHz) on FPGA (lets say Cyclone 3…)? Is there any Altera proven VHDL IP core for that? (I don’t what to write...