Forum Discussion

New Contributor

3 years ago

eSPI agent core, memory write and memory read access

Hi, I want to use Intel eSPI agent core in MAX10 device for accessing general addresses. Can I use peripheral channel with memory read(32-bit) and memory write(32-bit) for accessing the user ...

Transceiver

Ash_R_Intel

Regular Contributor

3 years ago

Hi,

As I understand from the eSPI Specification, any level of peripheral can be accessed by the eSPI Master provided correct chip select decoding happens.

Please go through the spec in detail, especially section 3.2 Architecture Descriptions.

Enhanced Serial Peripheral Interface (eSPI) Interface Base Specification (for Client and Server Platforms) (intel.com)

Regards

Forum Discussion

eSPI agent core, memory write and memory read access

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX