Error when simulating generated RAM IPcore in ModelSim

Hi all, I am trying to simulate a 1-port RAM that I created using Quartus 17.1. I wrote a test bench, ram_tb.v, and included the instantiation files "intel_1portBRAM" & "intel_1portBRAM_ram_1port_1...