Altera_ForumHonored Contributor8 years agoError compiling Altera Uart 16550 IP Core Cyclone V Hello, + Quartus 17 Prime Lite edition + Windows 7 64 bits + Altera 16550 Compatible UART I'm trying to use this module via avalon/axi bus. I added the module via qsys with no problems...Show More
Altera_ForumHonored Contributor8 years agoThanks man. I will give a try to 30 day trial and see what happens.
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI modelsMAX10 TSE reference designAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted