BVolaNew Contributor6 years agoError 12006 when compiling clock buffer I have a design instantiating two clock buffers (ALTIOBUF). The design synthesizes fine in Synplify Pro, but when I compile the netlist in Quartus Prime Lite, I get the error: Error (12006): Node ins...Show More
Recent DiscussionsAgilex 7 I Series Development Kit: External hardware access error when programmingF-Tile xcvr placement on DK-DEV-AGF023FAMAX10 TSE reference designCyclone-V SCFIFO with M10K/MLAB memory - adding ECCConstraints not being picked for DCFIFO