EMIF SDRAM Clock Domain Inquiry

Hi, My goal is to interface my FPGA design with an external DDR3 SDRAM memory using the EMIF IP. I am working off of a sample design, which provided all the parameters for the EMIF (memory clo...