Forum Discussion

Honored Contributor

8 years ago

Dynamic phase reconfiguration of ALTPLL in Cyclone IV

I am trying to dynamically control the phase of a clock signal by using an ALTPLL. Generated a the ALTPLL with phase control signals, but I have not been able to find a detailed description of the...

Altera_Forum

Honored Contributor

8 years ago

--- Quote Start ---

Look at the description that starts on page 5-39 in the Cyclone IV handbook:

https://www.altera.com/en_us/pdfs/literature/hb/cyclone-iv/cyclone4-handbook.pdf

There's a nice waveform on page 5-41.

--- Quote End ---

Thanks, exactly what I was looking for.

Forum Discussion

Dynamic phase reconfiguration of ALTPLL in Cyclone IV

Recent Discussions

CORDIC ATan2 Failed to Generate

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Technical Inquiry regarding DPCU Block for CPRI IP Single-Trip Delay Calibration

I want to use a lot of 10GBase-R PHY on an Agilex 5 E

JESD240B - No license