--- Quote Start ---
1. Do you mean just pause CVI and simply steal bytes from any of triple buff mem area of FB ? that was first that came to my mind )) Not so quality solution, but straight and simple, and believe if use DMA, it almost cant see the difference in CVO live stream.
--- Quote End ---
Yep! Exactly that. I think its the fastest solution to implement, of those discussed.
--- Quote Start ---
2. The solution I like more and tried to implement, but got ”The source has a startofpacket signal of 1 bits, but the sink does not" error when connected AvST splitter into video path. I guess there some adapters are required, and to splitter's output too ?
--- Quote End ---
I haven't actually used the splitter, but it could be that either it requires you to check some configuration box for packets (seems odd, but maybe), or you need an adapter for it. There's an Avalon-ST generic adapter block that may work.
3. Do you mean build an alternative (triple buffering) FB, with function to make frame shot (to 4th buffer to elsewhere) per CPU request ?
Yeah something to that effect. You could design your own buffering algorithm that allows you to do something like this.
--- Quote Start ---
Very attractive solution, but I have no HDL sources of original FB to study and rewrite it later.
--- Quote End ---
You should be able to implement this sort of thing without touching HDL at all - I think if you used two mSGDMAs configured with one ST-to-MM and the other MM-to-ST, with the appropriate interrupts and software code, you could make it work. If you wanted an "unmanaged' solution (like the current frame buffer requiring no CPU interaction) you would likely have to design a state machine connected to the mSGDMAs' configuration/dispatch ports and interrupt lines. Definitely possible, but could be tedious.
--- Quote Start ---
4. I think also there should exist a solution with Avalon-ST video monitor IP, when trace system input replaced by CPU.
--- Quote End ---
I haven't actually used the video monitor IP, so I can't comment on this possibility.
Honored Contributor
