Forum Discussion

Finees's avatar
Finees
Icon for New Contributor rankNew Contributor
2 years ago
Solved

DSP Builder FIFO

Hi Intel team, I am supporting a customer on a DSP Builder project on MatLab R2022a. However, we need a FIFO block that works with two clocks, one for reading and one for writing, i.e. a dual clock ...
Pcie
Kshitij_Intel's avatar
Kshitij_Intel
Icon for Frequent Contributor rankFrequent Contributor
2 years ago

Hi Finees,


Yes, it is write clock and read clock signal in the FIFO.


Thank you,

Kshitij Goel