Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Does Altera SDR SDRAM Module support pipelined accesses or not?

I'm confused ... :confused: Does the Altera SDR SDRAM controller support pipelined reads / writes or not? Up until today I've been under the impression that I needed to license a 3rd par...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Yes, the pipelined transfers are supported, read and write.

Just write simple Avalon Master, which writes or reads permanently (do not forget the incrementintg the address (+4) while waitrequest is low) and see what happens in simulation :-) It should work perfectly.

Kest