Documentation for Cyclone IV AltMemPhy DDR2 controller

I am working on a design using a Cyclone IV device. I am implementing a DDR2 memory controller using the IP block "DDR2 SDRAM Controller with ALTMEMPHY" What I haven't been able to find is...