Forum Discussion

Occasional Contributor

1 year ago

Debugging PCIe DMA transfer example design

Hi, I would like to have your continued support on this thread. Unfortunately this ticket got closed https://community.intel.com/t5/FPGA-Intellectual-Property/A-design-based-on-the-PCIe-DMA-transfe...

Pcie

VenT_Altera

Frequent Contributor

1 year ago

Hi @Sijith,

Thanks for letting me know.

From the .qsys file, the signal connections for PCIe part seem good to me.

Thanks.

Best Regards,

VenTingT

Forum Discussion

Debugging PCIe DMA transfer example design

Recent Discussions

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Agilex 7 slew rate reconfiguration