Altera_ForumHonored Contributor8 years agoDDR3 memory controller Termination calibration error. Hi, I am using DDR3 memory controller generated with UniPhy IP core, for Cyclone V device. I have selected 'No sharing' mode for OCT sharing option. Also connected oct_rzqin port to the input p...Show More
Recent DiscussionsCyclone 10 GX IBIS-AMI modelsPCIe Enumeration Failure for CXL IPCan't generate F-Tile Ethernet Hard IP Design ExampleAgilex 7 slew rate reconfigurationConstraints not being picked for DCFIFO