Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

DDR3 memory controller Termination calibration error.

Hi, I am using DDR3 memory controller generated with UniPhy IP core, for Cyclone V device. I have selected 'No sharing' mode for OCT sharing option. Also connected oct_rzqin port to the input p...