Altera_ForumHonored Contributor14 years agoDDR2 timing problem on arbiter Hi, I've been having a problem on the avalon arbiter regarding DDR2. The signal "slavearbiterlockenable: is giving me between 10 and 15 ns of setup violation. I have two masters conne...Show More
Altera_ForumHonored Contributor14 years agobummer; thanks for the heads up.... I'll download the sp1.
Recent DiscussionsPCIe Enumeration Failure for CXL IPCan't generate F-Tile Ethernet Hard IP Design ExampleAgilex 7 slew rate reconfigurationConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI models