Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

DDR2 HP Controller Simulation

Hi, I'm trying to simulate the DDR2 HP SDRAM controller in conjunction with a Hynix DDR2 memory model. As I'm developing in vhdl I compile the following auto generated files for the controller:...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Is the RAS and CAS latency the same in the DDR MegaWizard, the Altera Model and the Hynix model?

I suspect the settings in the MegaWizard don't match the real memory device.