Altera_Forum
Honored Contributor
17 years agoDDR2 Ctrl compile error:Cannot find source node 'ddr2_dqs[0]_in
When I compiler my project based on Altera's Dev Kit's solution:an431 with changes as follow:instantialized two ddr2 sdram controller,one on the top side,and another on the bottom side,each of them is 32bit wide,in the progress of compilation,enfronted the following error:
Error: Cannot find source node 'ddr2_dqs[0]_in' Info: The most likely cause of this type of error is: Info: (1) Some signals on the local-side interface are not connected causing logic to be optimised away, Info: This script requires that the complete logic for the specified width of the datapath (both read and write paths) be present in the design. Info: (2) The clear-text HDL files for the datapath may have been modified. Info: (3) Not all clocks from the system pll are global. I am sure that the local-side interface are connected correctly and that The clear-text HDL files for the datapath not be modified, so I wonder what the info3 meaning? Anyone can help me to solve this problem?