Altera_Forum
Honored Contributor
18 years agoddr2 controller IP core
Hi all
I had generated ddr2 controller from the altera tool and I want to check it using MODELSIM. But I am not able to run it as I am getting following error as auk_ddr_controller.v file not included. But this file is not generated by tool. How to overcome this problem?