Forum Discussion
Altera_Forum
Honored Contributor
19 years agoDDR Simulation
Hi Forumees, Anyone have any experience simulating the verilog model of the DDR SDRAM Controller in modelsim? I am trying to use the following command - # compile the encrypted ddr co...
Altera_Forum
Honored Contributor
19 years agocreate a new project and then simulate it will work, its not working in present is due to core is not generated or some conflict in accessing the controller