ddr ip phy_clk timing constraint

Hello, I am using altmemphy ip for my application. There is phy_clk generated by this ip. I also used for other logic to driver external device except ddr. So, I need to define timing contraining...