Altera_ForumHonored Contributor14 years agoDDR (hpcII) native interface simulation : local_init_done always '0' Hi, The HPCII native interface documentation is very poor, so I try to simulate my design to verify read and write operations. I use Quartus 10.1 sp1 / modelsim 6.6c HPC II : - PSC A2S56...Show Morewave.jpg532 KB
Recent DiscussionsCORDIC ATan2 Failed to GenerateF-Tile Ethernet Hard IP Design Example - TestbenchF-tile-ethernet-hard-ip TX/RX MAC Segmented Client InterfaceF-tile 10GBASE-R firecode FEC IP (Agilex 7)Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5