DCFIFO encounters errors during compilation

Question

Hello Guys,We use DC FIFO to buffer data between user logic and transceivers. We got 32 error infomations (the fifo depth is 32) during compilation:Error(15465): WYSIWYG primitive "u_xcvr_cba|u_RxDataReg|USR_RXD_FIFO|fifo_0|dcfifo_component|auto_generated|fifo_ram|ram_block5a4" has clk0 port that must be connectedCould anyone guide us to resolve this issue?&nbsp;&nbsp;Thanks&nbsp;&nbsp;

richardt_altera · Answer

You may search and look for the error message details here:&nbsp;https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index_frames.htmDo the provided action to resolve the error.ID:15465 WYSIWYG primitive "&lt;name&gt;" has clk0 port that must be connectedCAUSE: The specified WYSIWYG primitive has a clk0 port. However, the clk0 port is unconnected. The clk0 port must be connected.
ACTION: Modify the design so that the clk0 port of the WYSIWYG primitive is connected.Regards,Richard Tan

Forum Discussion

DCFIFO encounters errors during compilation

1 Reply

Recent Discussions

GTS DirectPHY simple simulation VHDL

DCFIFO encounters errors during compilation

Accessing registers in the PCIE IP beyond MCDMA using system console

Tranceiver Enhanced PCS Basic mode questions

Agilex7 F-TILE ethernet hard IP 200G