Altera_ForumHonored Contributor15 years agoCyclone III DDR2 HPCII burst problem Hi all, Currently I have some problem of utilizing HPCII burst. My configurations are listed below: PLL reference clock frequency: 75MHz Memory clock frequency: 150MHz Controller data rat...Show More
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO