Forum Discussion

Occasional Contributor

2 years ago

CXL type 3 design example Design Assistant Errors

In building the CXL Type 3 example design in Quartus Prime Version 23.1.0 Build 115 03/30/2023 SC Pro Edition I get some CDC errors. I do not see them with the 22.4 build. CDC-50001 - 1-Bit Asynch...

cxltyp3_memexp_ddr4_top-Results---8-of-87-Rules-Failed.zip14 KB

Transceiver

JonWay_altera

Frequent Contributor

2 years ago

Generating and compiling the example design. Will update you if same observation.

Forum Discussion

CXL type 3 design example Design Assistant Errors

Recent Discussions

Agilex 5 dual simplex fitting

MCDMA IP D2H Queue Reset Failure during Channel Re-allocation

Configurable transceiver enable

F-Tile Ethernet Hard IP Design Example - Testbench

F-tile-ethernet-hard-ip TX/RX MAC Segmented Client Interface