Forum Discussion

JL_P's avatar
JL_P
Icon for New Contributor rankNew Contributor
7 months ago

CXL Base Hard IP configuration

The questions are as follows: community.intel.com/t5/FPGA-Intellectual-Property/CXL-Base-Hard-IP-configuration/m-p/1497136#M27707 I also want to know if the CXL Base Hard IP supports CXL.Mem. Thanks

4 Replies

  • RongY_altera's avatar
    RongY_altera
    Icon for Contributor rankContributor
    7 months ago

    Hi,

    The Base HIP example design does not support CXL.Mem due to the lack of request handler.


    Regards,

    Rong


    • JL_P's avatar
      JL_P
      Icon for New Contributor rankNew Contributor
      7 months ago

      Hi

      I know the example design dose not support CXL.Mem, because the code of the example does not have the functionality to handle cxl.mem.

      I'd like to know if Base HIP supports the cxl.mem functionality. I've noticed that the CPI interface has corresponding cxl.mem signals. If I parse and process the cxl.mem signals externally, can I then implement the cxl.mem functionality?

  • JL_P's avatar
    JL_P
    Icon for New Contributor rankNew Contributor
    7 months ago

    Hi

    I know the example design dose not support CXL.Mem, because the code of the example does not have the functionality to handle cxl.mem.

    I'd like to know if Base HIP supports the cxl.mem functionality. I've noticed that the CPI interface has corresponding cxl.mem signals. If I parse and process the cxl.mem signals externally, can I then implement the cxl.mem functionality?

  • RongY_altera's avatar
    RongY_altera
    Icon for Contributor rankContributor
    7 months ago

    Since the CPI is there, it does provide the possibility to do CXL.mem. Unfortunately after few days of searching, I couldn't find more support doc and use case related to this.


    Regards,

    Rong