Forum Discussion

SJ_Hwang's avatar
SJ_Hwang
Icon for New Contributor rankNew Contributor
11 months ago

CXL ARB/MUX initialization debug

Hi, I am currently implementing the CXL controller using the FPGA. (connected to Intel Xeon Sapphire Rapids Server) (I am not sure I am writing to the appropriate board. If I need to move this post...