Forum Discussion

Honored Contributor

12 years ago

Critical Warning (10169) on DDR2 ALTERA IP

I'm using Altera's DDR2 IP to control DDR2 memory. 2 critical warnings as below pops out after compilation. The warnings are pointing to the code that ALTERA provided for DDR2 control. I don't ...

DDRCtrl-20131130-1.qar442 KB

Altera_Forum

Honored Contributor

12 years ago

Dears, i found answer from Altera's website(see link below). It said it's a bug of quartus ii of earlier version than 12.1. And users can ignore these 2 warnings.

http://www.altera.com/support/kdb/solutions/rd08152012_590.html?gsa_pos=2&wt.oss_r=1&wt.oss=verilog%20hdl%20warning%20at%20the%20port%20and%20data%20declarations%20for%20array%20port%20do%20not%20specify%20the%20same%20range%20for%20each%20dimension

Forum Discussion

Critical Warning (10169) on DDR2 ALTERA IP

Recent Discussions

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 I Series Development Kit: External hardware access error when programming

Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5

F-tile 10GBASE-R firecode FEC IP (Agilex 7)

F-Tile Ethernet Hard IP Design Example - Testbench