Forum Discussion

New Contributor

2 years ago

Configuring the Altlvds RX Megafunction in 14 bit device mode

Hello, I am looking for guidance or an example design that explains configuring the ALTLVDS RX megafunction for use with a TI 14 bit LVDS ADC. The ADC has 16 LVDS channels, 1 bit clock (DDR) and 1 f...

Video

AqidAyman_Altera

Regular Contributor

2 years ago

I believe you can refer to the Handbook available on below link for the guideline of the clocking the differential receivers in Arria 10 device. You can also check the section content and related information provided in the link:

https://www.intel.com/content/www/us/en/docs/programmable/683461/current/clocking-differential-receivers.html

Forum Discussion

Configuring the Altlvds RX Megafunction in 14 bit device mode

Recent Discussions

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset