Altera_ForumHonored Contributor17 years agoco processor design problemAccidentally posted in the wrong thread. Very sorry. Moved to: http://www.alteraforum.com/forum/showthread.php?p=11334#post11334
Recent DiscussionsInterface LVDS to Gigabit transceiversAgilex 7 R-Tile CXL IP: D2H write bandwidth does not scale with dual CAFU AXI-MM portsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programming