Clocking Cyclone V Native PHY IP using Altera fractional PLL IP (LVDS Mode)

I'm trying to use the altera pll IP to clock (100mhz, lvds mode) the tx and rx cdr ref clock of the native phy IP. However, I'm receiving error messages during fitting saying that Quartus cannot find...