clocked video input , output

Hi, In my design I try to simulate input video on fpga in the begin I connect test pattern to the output video and it work good then I generate test pattern and out with embbeded sync and c...