Forum Discussion

NGagl's avatar
NGagl
Icon for New Contributor rankNew Contributor
7 years ago

Calibration failing for DDR2 Memory Controller on Cyclone V

I'm having trouble implementing the example project generated when instantiating a DDR2 interace on a Cyclone V device on a custom board. At this point, I am trying to create a soft memory interface...
NGagl's avatar
NGagl
Icon for New Contributor rankNew Contributor
7 years ago

Hi Deshi,

What I'm trying to get to work right now if the example design very slightly modified to fit a custom board (just routing the signals correctly and adding a few output signals). So the example design is failing and I'm trying to narrow down whether these are board or IP settings issues. Any suggestions how to best figure this out?

Thanks,

Nick