Forum Discussion

corestar's avatar
corestar
Icon for Contributor rankContributor
3 years ago
Solved

Bug in Avalon-MM PCIe core for Non-Qword aligned writes

The "Avalon-MM Cyclone V Hard IP for PCI Express" does not appear to handle Non-Qword aligned writes correctly. I can't find anything in the datasheet that says only Qword aligned writes are allowed....
Pcie
  • FvM's avatar
    FvM
    3 years ago
    Hi,
    I see the misunderstanding. BAR 32/64-bit setting refers to address width. Data width is the native master width, can be 64 to 256 bit, in your design 64 bit. To see address and data presented to a 32-bit slave, tap the slave interface directly.

    Regards,
    Frank
Wincent_Altera's avatar
Wincent_Altera
Icon for Regular Contributor rankRegular Contributor
2 years ago

Hi,


Thanks FVM for helping to answer this on Intel Forum.

So corestar do you still have any other question ?


Regards,

Wincent_Intel