Forum Discussion

Occasional Contributor

4 years ago

Avalon mm user logic with EMIF IP read data issue

Hi, I have implemented EMIF IP with Avalon mm user interface code in arria 10 SoC development kit. I am trying to write 20 counterdata (576 bits)but while reading I am getting junk data with resp...

yoichiK_altera

Contributor

4 years ago

Can you give a more information on this ?

I assume that DDR4 interface is 72 bit and Avalon mm interface is 72x8 = 576bit interface.

You tried to write with 20 burst length and following that you tried to read the same address from read.

you can check the avalon burst length protocol with the avalon interface spec.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf

Forum Discussion

Avalon mm user logic with EMIF IP read data issue

Recent Discussions

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design