Forum Discussion

BobSD's avatar
BobSD
Icon for New Contributor rankNew Contributor
2 years ago
Solved

Avalon-MM to PCIe address translation table settings

Trying to DMA from DDR3 memory through PCIe Txs port back to external CPU memory using a mSGDMA engine in a Cyclone V GT device. The mSGDMA is working and I can see the Txs Avalon-MM interface transa...
Pcie
  • Wincent_Altera's avatar
    Wincent_Altera
    2 years ago

    Hi BobSD,

    From what you provided compared with the user guide. It is seen to be correct.
    But I cannot 100 % confirm that as it is your custom design.

    As you are using a single MSGDMA.
    What alternative you can do to double confirm is to refer to the design example provided in the previous post.
    Set the parameter accordingly and monitor if you are able to get the desired output/result.

    Let me know if there is any other things I can help you.

    Regards,

    Wincent_Intel

Wincent_Altera's avatar
Wincent_Altera
Icon for Regular Contributor rankRegular Contributor
2 years ago

Hi

Glad that that help you.

If you have a new question, feel free to open a new thread to get support from Intel experts.

Otherwise, the community users will continue to help you on this thread. Thank you

If your support experience falls below a 9 out of 10, I kindly request the opportunity to rectify it before concluding our interaction. If the issue cannot be resolved, please inform me of the cause so that I can learn from it and strive to enhance the quality of future service experiences.

Regards,

Wincent_Intel

p/s: If any answer from the community or Intel Support is helpful, please feel free to give the best answer or rate 9/10 survey.