Forum Discussion

Honored Contributor

14 years ago

Avalon_ mm_ master wrapper (vhdl)

Hello, I have written a code for CDMA Encoding and CDMA Decoding using VHDL Language. Now i have to create as a custom IP using component editor.Here i want a help regarding the avalon signals. ...

Altera_Forum

Honored Contributor

14 years ago

Look here:

http://www.altera.com/support/examples/exm-list.jsp?cat=embedded

Refer to the Avalon-MM Slave and/or Master Templates.

Wrapping your component to a MM-slave is easy: simply connect your PI and output ports to the user_data* registers.

A MM-Master is a bit more complex.

Forum Discussion

Avalon_ mm_ master wrapper (vhdl)

Recent Discussions

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design

Accessing registers in the PCIE IP beyond MCDMA using system console

Constraints not being picked for DCFIFO

Cyclone IV GX project failed migration from 20.1 to 23.1std