sadadNew Contributor6 years agoAvalon Interconnect Dynamic Bus Sizing and Bursts Hello! My Avalon-MM master has 32bit data width and is bursting capable. Now i connect an Avalon-MM slave with 8bit data width which is also bursting capable. Will a 32bit read or write access to ...Show More
sadadNew Contributor6 years agoIs the onchip_ram even bursting capable? I don't think so. i cant see any bustcount signals.
Recent DiscussionsCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsCyclone V CAN triple samplingSolvedR_Tile PCIEAgilex 7 I F-Tile Direct PHY: example TB doesn't workSolvedWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?