Forum Discussion
KennyT_altera
Super Contributor
6 years agoOnce set to VHDL, I can see the simulation already. Did you make changes to the parameter to the slave? As I remember correctly, this design example uses number of symbols 4 and burst count with 1 on the slave side.
BInos
New Contributor
6 years agoThats the point of my tb:
Test access from 32bit (symbolcount 4) mm master to bursting capable 8bit (symbolcount 1) mm slave.
And see if the Avalon Bus Adapter will issue 4x8bit read/write bursts.