ASI IP and Timing constraint.

Maybe that's the right place:

The question is that the assignment to do on the PLL will be ignored by quartus II (v.8.0 sp1).

Please have a look on the other thread.

http://www.alteraforum.com/forum/showthread.php?t=3292