danduanNew Contributor5 years agoArriaV thansceiver jitter tolerance Hi, my FPGA chip is 5AGXBA3D4F31C4, i want to ask some help for transceiver jitter tolerance. 1. For Receiver PHY, PMA includes CDR module, i want to know the CDR module jitter tolerance value,...Show More
CheepinC_alteraRegular Contributor5 years agoHi,Just would like to follow up with you on this. Thank you.
Recent DiscussionsError when simulating F-tile Ethernet example designAvalon Transaction Responses & BridgesSerialLite II license for Arria10 FPGAAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedCORDIC ATan2 Failed to Generate