Altera_ForumHonored Contributor8 years agoaltera TSE compiled in fpga VHO Hi to all. I use cyclone4 and i make a project that use the tse (triple speed ethernet) megafuncion. It compiles without errors. Now i have a vho (vhdl output) for the simulation. If i us...Show More
Altera_ForumHonored Contributor8 years agoSOLVED. my fsm had a bug. Now i can simulate my FPGA project with TSE inside. Best regards!tse.JPG150 KB
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design