Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributoralt_ddio_in puzzles inside Deserializer
hi, gals and guys, in recent days, i am working on a deserializer to interface with a high speed ADC. It's a 12-bit, DDR interface, with bit clock running @240 MHz. I use the alt_ddio_in to construct...
Altera_ForumHonored Contributor
Honored ContributorI wonder if the said clock alignment exists at the DDIO input register. Did you use the timing analyzer to verify the timing?
