Agilex FPGA PCIe Gen5 Example Design Simulation Error

Unsing Quartus Prime Pro Edition 21.2. Generated PCIe Gen5 1x16 native endpoint Example design. When compiling in Modelsim Intel FPGA Starter Edition 2021.1, I get the following error: Top level ...