Forum Discussion
Altera_Forum
Honored Contributor
8 years agoSolved! Not sure exactly what causes this, but you cannot use constant values as outputs in DSP builder. They must be getting optimized out. If the signal is driven by logic, it will show in Qsys when you compile and refresh.